DATA SHEET



MOS INTEGRATED CIRCUIT $\mu PD16705$

263/256-OUTPUT TFT-LCD GATE DRIVER

DESCRIPTION

The μ PD16705 is a TFT-LCD gate driver equipped with 263/256-output lines. It can output a high-gate scanning voltage in response to CMOS level input because it provided with a level-shift circuit inside the IC circuit. It can also drive the XGA/SXGA and SXGA+.

FEATURES

- CMOS level input (3.3 V/2.5 V)
- 263/256 outputs
- High-output voltage (VDD2-VEE: 40 V MAX.)
- Capable of All-on outputting (/AO)

Remark /xxx indicates active low signal.


ORDERING INFORMATION

Part Number	Package
μPD16705N-xxx	TCP (TAB package)

Remark The TCP's external shape is customized. To order the required shape, please contact one of our sales representatives.


The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

1. BLOCK DIAGRAM



Note LS1: shifts CMOS level and internal level, LS2: shifts interval level and output level (VDD2-VEE).

2. PIN CONFIGURATION (μPD16705N-xxx: Copper foil surface, face-up)




Remark This figure does not specify the TCP package.



3. PIN FUNCTIONS

Pin Symbol	Pin Name	I/O	Description
O ₁ to O ₂₆₃	Driver output	0	These pins output scan signals that drive the vertical direction (gate lines) of a TFT-LCD. The output signals changes in synchronization with the rising edge of shift clock CLK. The driver output amplitude is VDD2 to VEE.
R,/L	Shift direction select input	1	The shift direction control pin of shift resister. R,/L = H (right shift): STVR \rightarrow O ₁ \rightarrow O ₂₆₃ \rightarrow STVL R,/L = L or Open (left shift): STVL \rightarrow O ₂₆₃ \rightarrow O ₁ \rightarrow STVR
STVR, STVL	Start pulse input/output	I/O	This is the input of the internal shift register. The start pulse is read at the rising edge of shift clock CLK, and scan signals are output from the driver output pins. The input level is a V_{DD1} to V_{SS} (logic level). When in MODE = H, the start pulse is output at the falling edge of the 263rd clock of shift clock CLK, and is cleared at the falling edge of the 264th clock. The output level is V_{DD1} to V_{SS} (logic level).
CLK	Shift clock input	I	This pin inputs a shift clock to the internal shift register. The shift operation is performed in synchronization with the rising edge of this input.
OE ₁ , OE ₂ , OE ₃	Output enable input	I	When this pin goes high level, the driver output is fixed to VEE level. The shift register is not cleared. CLK is asynchronous in the clock. Note that the output terminal, which can be controlled by the enable signal changes, refers to 4. RELATIONS OF ENABLE INPUT AND OUTPUT TERMINAL.
/AO	All-on control	I	When this pin goes low level, all driver output is fixed to V _{DD2} level. The shift register is not cleared. This pin has priority over OE ₁ to OE ₃ . /AO is pulled up to V _{DD1} inside the IC. CLK is asynchronous in the clock.
MODE	Selection of number of outputs	I	MODE = V _{DD1} or open: 263 outputs MODE = V _{SS} : 256 outputs (driver output pins O ₁₂₉ to O ₁₃₅ are invalid.) Input level is V _{DD1} to V _{SS} (logic level). MODE is pulled up to V _{DD1} inside the IC.
V _{DD1}	Logic power supply	-	2.3 to 3.6 V
V _{DD2}	Driver positive power supply	-	15 to 25 V. The driver output: high level
Vss	Logic ground	-	Connect this pin to the ground of the system.
VEE	Negative power supply for internal operation	-	−15 to −5 V. The driver output: low level

- Cautions 1. To prevent latch-up, turn on power to VDD1, VEE, VDD2, and logic input in this order. Turn off power in the reverse order. These power up/down sequence must be observed also during transition period.
 - 2. Insert a capacitor of about 0.1 μ F between each power line, as shown below, to secure noise margin such as V_{IH} and V_{IL}.





4. RELATIONS OF ENABLE INPUT AND OUTPUT TERMINAL


Switching is possible for 263/256 with μ PD16705 by the MODE pin. And, the output terminal that can be controlled by the enable signal changes as follows along with this function.

263-out	put TCP	256-out	out TCP
263-output mode (MODE = H)	256-output mode (MODE = L)	263-output mode (MODE = H)	256-output mode (MODE = L)
O1 (OE1)	O1 (OE1)	O1 (OE1)	O1 (OE1)
O ₂ (OE ₂)			
O ₃ (OE ₃)	O3 (OE3)	O3 (OE3)	O ₃ (OE ₃)
O4 (OE1)	O4 (OE1)	O4 (OE1)	O4 (OE1)
O ₅ (OE ₂)			
O ₆ (OE ₃)			
<u></u>	\downarrow	↓	\downarrow
O127 (OE1)	O127 (OE1)	O ₁₂₇ (OE ₁)	O ₁₂₇ (OE ₁)
O128 (OE2)	O128 (OE2)	O ₁₂₈ (OE ₂)	O ₁₂₈ (OE ₂)
O129 (OE3)	Vx = Vee		
O130 (OE1)	Vx = Vee		
O131 (OE2)	Vx = Vee		
O132 (OE3)	Vx = Vee		
O133 (OE1)	Vx = Vee		
O134 (OE2)	Vx = Vee		
O135 (OE3)	Vx = Vee		
O136 (OE1)	O136 (OE3)	O136 (OE1)	O ₁₃₆ (OE ₃)
O137 (OE2)	O137 (OE1)	O137 (OE2)	O137 (OE1)
↓	↓	\downarrow	\downarrow
O259 (OE1)	O ₂₅₉ (OE ₃)	O ₂₅₉ (OE ₁)	O ₂₅₉ (OE ₃)
O ₂₆₀ (OE ₂)	O ₂₆₀ (OE ₁)	O ₂₆₀ (OE ₂)	O ₂₆₀ (OE ₁)
O ₂₆₁ (OE ₃)	O ₂₆₁ (OE ₂)	O ₂₆₁ (OE ₃)	O ₂₆₁ (OE ₂)
O ₂₆₂ (OE ₁)	O ₂₆₂ (OE ₃)	O ₂₆₂ (OE ₁)	O ₂₆₂ (OE ₃)
O ₂₆₃ (OE ₂)	O ₂₆₃ (OE ₁)	O ₂₆₃ (OE ₂)	O ₂₆₃ (OE ₁)

Remark Vx is power-supply voltage of output pin O₁ to O₂₆₃.

5

5. TIMING CHART (R,/L = H, /AO = H, MODE = H)





6. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (TA = 25°C, Vss = 0 V)

Parameter	Symbol	Rating	Unit
Logic Supply Voltage	V _{DD1}	-0.5 to +7.0	V
Driver Positive Supply Voltage	V _{DD2}	-0.5 to +28	V
Power Supply Voltage	V _{DD2} -V _{EE}	-0.5 to +42	V
Internal Operation Negative Supply Voltage	VEE	-16 to +0.5	V
Input Voltage	Vı	-0.5 to V _{DD1} +0.5	V
Operating Ambient Temperature	TA	-20 to +75	°C
Storage Temperature	T _{stg}	–55 to +125	°C

Caution Product qualify may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Recommended Operating Range ($T_A = -20 \text{ to } +75^{\circ}\text{C}$, $V_{SS} = 0 \text{ V}$)

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Logic Supply Voltage	V _{DD1}	2.3	3.3	3.6	V
Driver Positive Supply Voltage	V _{DD2}	15	23	25	V
Internal Operation Negative Supply Voltage	VEE	-15	-10	-5.0	V
Power Supply Voltage	V _{DD2} -V _{EE}	20	33	40	V
Clock Frequency	fclk			500	kHz

Data Sheet S15818EJ1V0DS 7



Electrical Characteristics ($T_A = -20 \text{ to } +75^{\circ}\text{C}$, $V_{DD1} = 2.3 \text{ to } 3.6 \text{ V}$, $V_{DD2} = 23 \text{ V}$, $V_{EE} = -10 \text{ V}$, $V_{SS} = 0 \text{ V}$)

Parameter	Symbol	Condition	MIN.	TYP. Note	MAX.	Unit
High-level Input Voltage	VIH	CLK, STVR (STVL), R,/L,	0.8 V _{DD1}		V _{DD1}	V
Low-level Input Voltage	VIL	OE ₁ to OE ₃	Vss		0.2 V _{DD1}	V
High-level Output Voltage	Vон	STVR (STVL), IoH = -40μ A	V _{DD1} -0.4		V _{DD1}	V
Low-level Output Voltage	VoL	STVR (STVL), IoL = +40 μ A	Vss		Vss +0.4	V
LCD Driver Output ON Resistance	Ron	Vout = Vee +1.0 V, or VDD2 -1.0 V		0.33	1.0	kΩ
Pull-up Resistance	Rpu	V _{DD1} = 3.3 V, /AO, MODE	10	50	100	kΩ
Input Leak Current	lı.	V _I = 0 V or 3.6 V, except for /AO, MODE			±1.0	μΑ
Static Current Dissipation	I _{DD1}	V _{DD1} , f _{CLK} = 50 kHz, $OE_1 = OE_2 = OE_3 = L$, $f_{STV} = 60 \text{ Hz}$, no load		390	1000	μΑ
	I _{DD2}	V _{DD2} , f _{CLK} = 50 kHz, $OE_1 = OE_2 = OE_3 = L$, $f_{STV} = 60 \text{ Hz}$, no load		10	100	μА
	lee	VEE, $f_{CLK} = 50 \text{ kHz}$, $OE_1 = OE_2 = OE_3 = L$, $f_{STV} = 60 \text{ Hz}$, no load	-1100	-400		μΑ

Remark STV: STVR (STVL).

Switching Characteristics (TA = -20 to +75°C, VDD1 = 2.3 to 3.6 V, VDD2 = 23 V, VEE = -10 V, Vss = 0 V)

on moning on an action on the		-,,	,	,		
Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Cascade Output Delay Time	tPHL1	C _L = 20 pF,			800	ns
	t _{PLH1}	$CLK \to STVL (STVR)$			800	ns
Driver Output Delay Time	tPHL2	$C_L = 300 \text{ pF}, CLK \rightarrow O_n$			500	ns
	tPLH2				500	ns
	tphL3	$C_L = 300 \text{ pF}, \text{ OE}_n \rightarrow \text{O}_n$			800	ns
	t _{PLH3}				800	ns
Output Rise Time	tтьн	C _L = 300 pF			800	ns
Output Fall Time	tтнL				800	ns
Input Capacitance	Cı	T _A = 25°C			15	pF

Timing Requirements (TA = -20 to +75°C, VDD1 = 2.3 to 3.6 V, VDD2 = 23 V, VEE = -10 V, Vss = 0 V, tr = tf = 20 ns (10 to 90%))


Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Clock Pulse High Width	PW _{CLK(H)}		500			ns
Clock Pulse Low Width	PW _{CLK(L)}		500			ns
Enable Pulse Width	PWoE		1000			ns
Data Setup Time	t SETUP	STVR (STVL) $\uparrow \rightarrow$ CLK \uparrow	200			ns
Data Hold Time	thold	$CLK \uparrow \to STVR \; (STVL) \downarrow$	200			ns

Remark Unless otherwise specified, the input level is defined to be $V_{IH} = 0.8 \text{ V}_{DD1}$, $V_{IL} = 0.2 \text{ V}_{DD1}$.



Switching Characteristics Waveform (R,/L= H, MODE = H)

Unless otherwise specified, the input level is defined to be $V_{IH} = 0.8 \ V_{DD1}$, $V_{IL} = 0.2 \ V_{DD1}$.



7. RECOMMENDED MOUNTING CONDITIONS

The following conditions must be met for mounting conditions of the μ PD16705.

For more details, refer to the Semiconductor Device Mounting Technology Manual (C10535E).

Please consult with our sales offices in case other mounting process is used, or in case the mounting is done under different conditions.

μPD16705N-xxx: TCP (TAB Package)

Mounting Condition	Mounting Method	Condition
Thermocompression	Soldering	Heating tool 300 to 350°C, heating for 2 to 3 seconds, pressure 100g (per
		solder)
	ACF	Temporary bonding 70 to 100°C, pressure 3 to 8 kg/cm ² , time 3 to 5 sec.
	(Adhesive	Real bonding 165 to 180°C, pressure 25 to 45 kg/cm ² , time 30 to 40 sec.
	Conductive Film)	(When using the anisotropy conductive film SUMIZAC1003 of Sumitomo
		Bakelite, Ltd).

Caution To find out the detailed conditions for mounting the ACF part, please contact the ACF manufacturing company. Be sure to avoid using two or more mounting methods at a time.

NOTES FOR CMOS DEVICES -

1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

2 HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

3 STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

11



Reference Documents

NEC Semiconductor Device Reliability/Quality Control System (C10983E)
Quality Grades On NEC Semiconductor Devices (C11531E)

- The information in this document is current as of July, 2002. The information is subject to change
 without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data
 books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products
 and/or types are available in every country. Please check with an NEC sales representative for
 availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
 purposes in semiconductor product operation and application examples. The incorporation of these
 circuits, software and information in the design of customer's equipment shall be done under the full
 responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third
 parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
 agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
 risks of damage to property or injury (including death) to persons arising from defects in NEC
 semiconductor products, customers must incorporate sufficient safety measures in their design, such as
 redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
 - "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).